Six Years After Launch, AMD Piledriver CPU Tuning Gets Reworked In LLVM Clang - Phoronix
Zen (primeira geração) – Wikipédia, a enciclopédia livre
![Discussion] AMD vs. Intel - A more in-depth look at IPC, multi-threding, and spec sheets (and why theyre bad!) : r/buildapc](http://core0.staticworld.net/images/article/2014/08/hsw-e-die-mapping-hi-res-100410981-orig.png "Discussion] AMD vs. Intel - A more in-depth look at IPC, multi-threding, and spec sheets (and why theyre bad!) : r/buildapc")
Discussion] AMD vs. Intel - A more in-depth look at IPC, multi-threding, and spec sheets (and why theyre bad!) : r/buildapc
AMD details Steamroller CPU architecture: A refined Piledriver with a dynamic L2 cache | Extremetech
Zen 2 - Wikiwand
X86-64 - Chessprogramming wiki
Six Years After Launch, AMD Piledriver CPU Tuning Gets Reworked In LLVM Clang - Phoronix
PDF) Theoretical Peak FLOPS per instruction set on less conventional hardware
Agner`s CPU blog - Optimization manuals updated
The microarchitecture of Intel and AMD CPUs
Piledriver - Microarchitectures - AMD - WikiChip
Agner`s CPU blog - Intel's "cripple AMD" function
AMD FX Piledriver Benchmarks and Information | Articles from UK Gaming Computers
iXBT Labs - VIA Nano CPUID Tricks - Page 1: Introduction
Store-to-Load Forwarding and Memory Disambiguation in x86 Processors « Blog
When Hyper-Threading Hurts
Why Skylake CPUs Are Sometimes 50% Slower – How Intel Has Broken Existing Code : r/hardware
PDF) Take A Way: Exploring the Security Implications of AMD's Cache Way Predictors
Amazo (DC) | Villains Wiki | Fandom
Zen (first generation) - Wikiwand
Store-to-Load Forwarding and Memory Disambiguation in x86 Processors « Blog
iXBT Labs - VIA Nano CPUID Tricks - Page 1: Introduction
